The possibility of applying porous silicon in creation of varicaps with high capacitance ratio, satisfying the requirements of microelectronic and macrosystem technology, has been investigated. The capacitor structures using the copper galvanic deposition to porous silicon pores have been presented. The morphological features of the experimental structures have been studied, the specific capacitance of varicaps has been determined. The obtained results demonstrate the prospects of application of varicaps based on porous silicon in integrated electronics.
Anton N. Boiko
National Research University of Electronic Technology, Moscow, Russia
1. Granitzer P., Rumpf K. Porous Silicon - a Versatile Host Material // Materials. – Vol. 3. – N 2. – 2010. – P. 943–998.
2. Пасынков В.В., Чиркин Л.К. Полупроводниковые приборы. – М.: Высшая школа, 1987. – 480 с.
3. Зи С. Физика полупроводниковых приборов: В 2 кн. Кн.1: пер. с англ. – 2-е изд. перераб. и доп. – М.: Мир, 1984. – 456 с.
4. Lehmann V., Stengl R., Luigart A. On the morphology and the electrochemical formation mechanism of mesoporous silicon // Materials Science and Engineering B. – 2000. – Vol. 69–70. – P. 11–22.
5. Boyko A., Gaev D., Timoshenkov S., Litmanovich D. Controllable Growth of Copper Fractal Aggregates on Structurally Modified Silicon Surface // Proc. of the XXXII Intern. Scientific Conf. ELNANO'2013 (Kyiv, 2013). – 2013. – P. 185–187. DOI: 10.1109/ELNANO.2013.6551999