Methods are required that can continuously increase the productivity and energy efficiency of semiconductor products and at the same time reduce the occupied minimum crystal area while maintaining its functionality to develop the growth rate of the modern microelectronics market. Therefore, at present, the tasks of integrating non-volatile elements - memristors into the well-known CMOS technology (complementary metal-oxide-semiconductor structure), of creating synthesis methods for the mentioned technology with memristor functional units (MeMOP-logic) are very relevant. A block method for the synthesis of hybrid MeMOS circuits has been presented. This method uses minterm maps, which allows synthesizing the MeMOS circuit and its optimization. The method has been presented on examples of the synthesis of combinational (XOR gate) and sequential (RS-trigger) circuits. The present work is devoted to the review of existing and the proposal of new options for solving synthesis problems of combinational and sequential integrated circuits with memristors. It has been shown that the average power dissipation of the RS -trigger is 7.7 mW for standard logic and 2.2 mW for logic on memristors. The power consumption of the circuit Excluding OR equal to 13 mW for standard logic and 9.2 mW for logic on memristors.
1. International Technology Roadmap for Semiconductors, Executive Summary, ITRS, 2011. URL: http://www.itrs.net/Links/2011ITRS/2011Chapters/2011ExecSum.pdf (дата обращения: 10.04.2020).
2. Cho K., Lee S.-J., Eshraghian K. Memristor-CMOS logic and digital computational components //
Microelectronics Journal. 2015. Vol. 46. No. 3. P. 214–220.
3. Кулакова А.А., Лукьяненко Е.Б. Схемотехника D-триггеров – основных элементов заказных последовательностных СБИС // Нано- и микросистемная техника. 2019. Т. 21. №7. С. 422–429.
4. Sharma Gaurav, Lava Bhargava. CMOS-memristor inverter circuit design and analysis using Cadence Virtuoso // 2016 International Conference on Recent Advances and Innovations in Engineering. 2016. P. 1–5.
5. Sasi A., Amirsoleimani A. Hybrid memristor-CMOS based linear feedback shift register design // IEEE International Conference on Electronics, Circuits and Systems (Batumi, 2017). 2017. P. 62–65.
6. Lalchhandama F., Gopal B. An improved approach for the synthesis of Boolean functions using memristor based IMPLY and INVERSE-IMPLY gates // IEEE Computer Society Annual Symposium on VLSI (Pittsburgh, 2016). 2016. P. 319–324.
7. MAGIC-memristor aided LoGIC / S. Kvatinsky, D. Belousov, S. Liman et al. // IEEE Transactions on Circuits and Systems II: Express Briefs. 2014. Vol. 61. No. 11. P. 895–899.
8. Memristor-based material implication (imply) logic: Design principles and methodologies / S. Kvatinsky, N. Wald, G. Satat, et al. // IEEE Transactions on Very Large Scale Integration. 2013. Vol. 22. No. 10.
P. 2054–2066. DOI: 10.1109/TVLSI.2013.2282132
9. MRL – Memristor Ratioed Logic / S. Kvatinsky, N. Wald, G. Satat et al. // Proceedings of the International Cellular Nanoscale Networks and their Applications. August 2012. P. 1–6.
10. Guckert L., Swartzlander E.E. MAD gates – memristor logic design using driver circuitry // IEEE Transactions on Circuits and Systems II: Express Briefs. Feb. 2017. Vol. 64. No. 2. P. 171–175.
11. Teimoory M., Amirsoleimani A., Ahmadi A., Ahmadi M. A hybrid memristor-CMOS multiplier design based on memristive universal logic gates // 2017 IEEE 60th International Midwest Symposium on Circuits and Systems. Boston, MA, 2017. P. 1422–1425.
12. Chua L.O., Memristor The missing circuit element // IEEE Trans. Circuit Theory. 1971. No. 18.
P. 507–519.