The circuit design of electronic devices for harsh operating conditions requires SPICE models of electronic components that take into account the influence of ultra-low and ultra-high ambient temperatures. However, the standard SPICE models of electronics component, available in commercial versions of SPICE-like simulators, provide an adequate accuracy in a limited temperature range (-60 … +150 °C) and can not be used to calculate the electronic circuits in the ultra-low/high temperature range. This paper presents the modified Low-T and High-T SPICE models of transistors with the MOSFET and JFET structure, designed to calculate the electronic circuits in the temperature range from -200 °C to +300 °C. All models have been built using a universal approach, which consists in adding additional expressions for temperature-dependent parameters to the standard devices SPICE-model. The procedure for extracting the SPICE model parameters, based on the measurement results or TCAD simulation of a standard set of I-V and C-V characteristics in the wide temperature range, has been developed. The error simulation of the I-V characteristics does not exceed 10-12 % in the temperature range from -200 °C to +300 °C.
1. Extreme environment electronics / Ed. by J.D. Cressler, H.A. Mantooth CRC Press, 2017. 976 p.
2. Compact modeling of 0.35 µm SOI CMOS technology node for 4 K DC operation using Verilog-A / K. Akturk, M. Peckerar, S. Otbhare et al. // Journal Microelectronic Engineering. 2010. Vol. 87. Iss. 12. P. 2518–2524.
3. Petrosyants K.O. Compact device models for BiCMOS VLSIs simulation in the extended temperature range (from –200 °C to +300 °C) // 2018 24rd International Workshop on Thermal Investigations of ICs and Systems (THERMINIC). IEEE. 2018. P. 1–6.
4. Mousa R., Planson D., Morel H., Raynaud C. High temperature characterization of SiC-JFET and modelling // In 2007 European Conference on Power Electronics and Applications. IEEE. 2007. P. 1–10.
5. Characterization of SiC JFET for temperature dependent device modeling / T. Funaki, A.S. Kashyap, H.A. Mantooth et al. // 2006 37th IEEE Power Electronics Specialists Confe-rence. IEEE. 2006. P. 1–6.
6. The accounting of the simultaneous exposure of the low temperatures and the penetrating radiation at the circuit simulation of the BiJFET analog interfaces of the sensors / O.V. Dvorni-kov, V.L. Dziatlau, N.N. Prokopenko et al. // In Control and Communications (SIBCON): 2017 International Siberian Conference on. IEEE. 2017. P. 1–6.
7. Automation of parameter extraction procedure for Si JFET SPICE model in the −200…+110°C temperature range / K.O. Petrosyants, M.R. Ismail-zade, L.M. Sambursky et al. // In Electronic and Networking Technologies (MWENT): 2018 Moscow Workshop on. IEEE. 2018. P. 1–5.
8. Петросянц К.О., Исмаил-Заде М.Р., Самбурский Л.М. Особенности моделирова-ния ВАХ JFET-транзисторов в диапазоне криогенных температур // Изв. вузов. Электро-ника. 2019. Т. 24. № 2. С. 174–184.
9. The operation of 0.35 μm partially depleted SOI CMOS technology in extreme environ-ments / Y. Li, G. Niu, J.D. Cressler et al. // Solid-State Electronics. 2003. Vol. 47. No. 6. P. 1111–1115.