1. Pereira G., Chitoraga S., Kumar S., Yik Yee Tan. Advanced packaging quarterly market monitor Q1 2022: Market and technology product brochure // Yole Group [Электронный ресурс]. 2022. URL: https://medias.yolegroup.com/uploads/2021/12/Advanced-Packaging-Quarterly-Market-Monitor-Q1-2022-Pro... (дата обращения: 24.05.2023).
2. Chitoraga S., Yeghoyan T., Shoo F. High-end performance packaging 2022 – focus 2.5D/3D integration: Market and technology report product brochure // Yole Développement [Электронный ресурс]. 2021. URL: https://s3.i-micronews.com/uploads/2022/03/High-End-Performance-Packaging-2022-Product-Brochure.pdf (дата обращения: 24.05.2023).
3. Tseng C.-F., Liu C.-S., Wu C.-H., Yu D. InFO (wafer level integrated fan-out) technology // 2016 IEEE 66th Electronic Components and Technology Conference (ECTC). Las Vegas, NV: IEEE, 2016. P. 1–6. https://doi.org/10.1109/ECTC.2016.65
4. Package-on-package (PoP) warpage characteristic and requirement / W. K. Loh, R. Kulterman, T. Purdie et al. // 2015 IEEE 17th Electronics Packaging Technology Conference (EPTC). Singapore: IEEE, 2015. P. 1–5. https://doi.org/10.1109/EPTC.2015.7412314
5. Yoon S. W. Ultrathin 3D FO-WLP eWLB-PoP (embedded wafer-level ball grid array-package-on-package) technology // Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies / eds B. Keser, S. Kroehnert. Hoboken, NJ: Wiley, 2019. P. 77–95. https://doi.org/10.1002/9781119313991.ch4
6. Lapedus M. Embedded die packaging emerges // Semiconductor Engineering [Электронный ресурс]. 09.04.2018. URL: https://semiengineering.com/embedded-die-packaging-emerges/ (дата обращения: 24.05.2023).
7. Huesgen T. Printed circuit board embedded power semiconductors: A technology review // Power Electronic Devices and Components. 2022. Vol. 3. Art. No. 100017. https://doi.org/10.1016/j.pedc.2022.100017
8. Plante J., Shaw H. Evaluation of 3D Plus packaging test structures for NASA Goddard Space Flight Center // Proceedings of the European Space Components Conference, ESCCON 2002 (24–27 September 2002, Toulouse, France). Noordwijk: ESA Publ. Div., 2002. P. 213.
9. The European 3D technology platform (e-CUBES) / P. Ramm, A. Klumpp, J. Weber et al. // Future Fab International. 2010. Vol. 34. P. 103–116.
10. Rey J. C. Design to manufacturing considerations in 3D IC design // Electronic Design Process Symposium Archive for 2017 [Электронный ресурс]. URL: https://www.ieee-edps.com/archives/2017/c/1200rey.pdf (дата обращения: 24.05.2023).
11. Li S. (Li Yang). SiP system-in-package design and simulation: Mentor EE flow advanced design guide. Hoboken, NJ: Wiley, 2017. 400 p.
12. Strickland M., Johnson R. W., Gerke D. 3-D packaging: A technology review // NASA Technical Reports Server [Электронный ресурс]. 2005. URL: https://ntrs.nasa.gov/citations/20050215652 (дата обращения: 24.05.2023).
13. Исследование влияния механических и температурных воздействий на уровень напряжений и деформаций в герметизированных двумя типами компаундов трехмерных микросборках / Д. В. Вертянов, И. А. Беляков, А. В. Погудкин и др. // Изв. вузов. Электроника. 2022. Т. 27. № 1. С. 28–40. https://doi.org/10.24151/1561-5405-2022-27-1-28-40
14. Проектирование корпусов и микросборок по технологии FO WLP средствами САПР Mentor Graphics. Часть 1 / Дж. Фергусон, Д. Вертянов, К. Фелтон и др. // Электроника: Наука, технология, бизнес. 2021. № 4 (205). С. 56–65. https://doi.org/10.22184/1992-4178.2021.205.4.56.64
15. Effects of multilayer structures made of epoxy compounds with different filler contents on thermo-mechanical stresses in 3D packages / D. V. Vertyanov, S. P. Timoshenkov, V. N. Sidorenko et al. // 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus). St. Petersburg; Moscow: IEEE, 2021. P. 2495–2500. https://doi.org/10.1109/ElConRus51938.2021.9396288