Persons
Home
About
Ethics
Peer review process
Authors
News
Issues
Contacts
Subscribe
Search
Izvestiya Vysshikh Uchebnykh Zavedenii. Elektronika: Elektronika
Menu button
Izvestiya Vysshikh Uchebnykh Zavedenii.
Elektronika
home
Home
About
Ethics
Peer review process
Authors
News
Issues
Contacts
Subscribe
Search
Izvestiya Vysshikh Uchebnykh Zavedenii. Elektronika
Search
Home
About
Ethics
Peer review process
Authors
News
Issues
Contacts
Subscribe
Search
Persons
Elektronika
Persons
Dr. Sci. (Eng.), Prof., Head of the Logical Design Laboratory, The United Institute of Informatics Problems, National Academy of Sciences of Belarus (Belarus, 220012, Minsk, Surganov st., 6)
Article author
Turn
modular multiplier
Boolean functions system
Shannon expansion
Binary Decision Diagram
Multi-Valued Decision Diagram
digital logic synthesis
VHDL
ASIC
FPGA
Boolean function system
disjunctive normal form (DNF)
DNF minimization
Binary Decision Diagram (BDD)
Boolean network
block coverage of DNF system
logic synthesis
custom VLSI
Ask filters
The use of multi-valued and binary decision diagrams in the synthesis of modular multipliers
Counter: 235 | Comments : 0
Selection of block coverage for schematic implementation of sparse systems of disjunctive normal forms of Boolean functions
Counter: 637 | Comments : 0