The logic and timing analysis problems for design and optimization of VLSI IP-blocks have been considered. A new logic-timing simulation approach, which uses the interval estimation, has been proposed for CMOS circuits. The proposed approach unites two opposite methods of the timing analysis, such as the critical path search and input stimulus simulation. The interval approach has been chosen due to considerable variation increasing effect for the nanometer elements performance analysis.