It is necessary to reduce the configuration bit stream volume if there is a need to write several FPGA configurations to the ROM. This leads to decrease in the topological size of the ROM block on the chip. The article discusses the development of the mechanism of compression and decompression of the FPGA configuration bit stream. It has been shown that the stream of configuration data has some regularities. This is due to the presence of a large number of «forbidden» states in the configuration data set, when inadmissible connections of logical elements are formed. The algorithm of compression and decompression of the FPGA configuration bit stream has been proposed. The algorithm is based on the analysis of the FPGA architecture and the compilation of the conversion table using the prefix code commands. The advantage of the algorithm is the search for the most repetitive combinations based on the analysis of the FPGA architecture, instead of searching for the entropy of a random set of configuration data. Another advantage is the relative simplicity of the decoding algorithm, which saves hardware resources for the implementation of the decompression mechanism.
Igor V. Kuzminov
National Research University of Electronic Technology, Moscow, Russia; Joint Stock Company «Molecular Electronics Research Institute», Moscow, Russia
Vladimir V. Losev
National Research University of Electronic Technology, Moscow, Russia
Ivan S. Novozhilov
National Research University of Electronic Technology, Moscow, Russia; JSC «Molecular Electronics Research Institute», Moscow, Russia
Yury A. Chaplygin
National Research University of Electronic Technology, Moscow, Russia
1. Shaltyrev V.A.,Shaltyrev K.A.,Shagurin I.I. Dynamic reconfiguration of FPGA using compressed
bitstreams. Izvestiya vuzov. Elektronika = Proceedings of Universities. Electronics, 2009, no. 2(76), pp. 43–50. (in Russian).
2. Hemnath P., Prabhu V. Compression of FPGA bitstreams using improved RLE algorithm. 2013 Interna-tional Conference on Information Communication and Embedded Systems (ICICES). IEEE, 2013, pp. 834–839.
3. Hauck S., Wilson W.D. Runlength compression techniques for FPGA configurations. In Proc. IEEE Symp. Field Program. Custom Comput. Mach. IEEE, 1999, pp. 286–287.
4. Dandalis A., Prasanna V.K. Configuration compression for FPGA-based embedded systems. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2005, vol.13, iss.12, pp. 1394–1398.
5. Rui Yu, Yibin Li. Compression Of FPGA Bitstreams Using A Novel Bitmask And RLE Algorithm.
International Journal of Advanced Computational Engineering and Networking, 2015, vol.3, iss.4, pp. 17–22.
6. Markov A.A. Introduction to coding theory. Мoscow, Nauka Publ., 1982. 192 p. (in Russian).
7. Levitin A.V. Huffman Coding. Greedy Method. Algorithms. Introduction to development and analysis. Мoscow, Vil’yams Publ., 2006, pp. 392–398. (in Russian).
8. Choueka Y., Fraenkel A., Klein S., Segal E. Improved hierarchical bit-vector compression in document retrieval systems. Proc. of ACM Conf. on Research and Development in Information Retrieval, 1986, pp. 88–96.