This work introduces a flow of digital to analog (DAC) implementation in digital environment of SystemVerilog. Unlike the classical Verilog models, this digital to analog converter behavioral model is analog. Such type of model creation in general is called real number modeling. The DAC model is verified by the HSPICE and SystemVerilog Co-simulations which show its applicability in different register transfer level verification environments. The digital environment with real number modeled DAC runs around 8 times faster than the same environment with SPICE model. At the same time, the output signal’s voltage difference between RNM and SPICE models is less than 2 mV.
1. Melikyan V. Simulation and optimization of digital circuits: Considering and mitigating destabilizing factors. 1st ed. Basingstoke, Springer Nature, 2018, pp. 1–124, 213–289. DOI: 10.1007/978-3-319-71637-4
2. Mixed-signal simulation user guide. Mountain View, CA. Synopsys Inc., 2014, pp. 1–134, 151–156, 213–259, 268–269.
3. Baker J.R. CMOS circuit design, layout, and simulation. 3rd ed. Hoboken, NJ, John Wiley and & Sons, 2010, pp. 965–970.
4. HSPICE reference manual. Mountain View, CA, Synopsys Inc., 2020, pp. 126–263, 374–401.
5. Kasatkin A.S., Nemcov M.V. Elektrotekhnica, Uchebnik dlya vuzov = College Textbook on Electrical Engineering. 9th ed. Moscow, Academia Publishing center, 2003, pp. 129–156. (In Russian).
6. Taraate V. System Verilog for hardware description – RTL design and verification. Gate-way East, Springer Nature Singapore Pte Ltd., 2020, pp. 11–45.
7. Cavanagh J. Verilog HDL design examples. Boca Raton, FL, Taylor & Francis Group, LLC, 2018, pp. 1–109, 146–176.
8. Verilog-A reference manual. Palo Alto, CA, Agilent Technologies, Sept. 2004, pp. 2-1–5-4.