In modern microprocessors to reduce the time resources the arithmetic-logic units (ALU) with an increased organization of arithmetic carry, characterized by high speed, compared to ALU with sequential organization of the arithmetic carry, are commonly used. However, while increasing the bit number of the input operands, the operating time of ALU of ALU with the accelerated arithmetic carry increases linearly depending on the number of bits. Therefore, the development of ALU, providing higher performance than the existing known solutions, is an actual task. In this work the analysis of ALU with sequential and accelerated organization of the arithmetic carry has been performed. To increase the speed of the operation, a multi-bit ALU has been developed. The simulation of ALU circuits has been executed in Altera Quartus -II CAD environment. The comparison has been performed by the number of logical elements and the maximum delay as a result of modeling the ALU circuits for 4, 8, 16, 32, and 64 bits. A scheme for checking the results has been implemented to confirm the reliability of developed ALU. As a result, it has been found that when performing operations with the 64-bit operands, the developed ALU reduces the maximum delay by 53 % compared to ALU with sequential arithmetic carry and by 35.5 % compared to ALU with the accelerated arithmetic carry, respectively. Keywords : ALU with sequential arithmetic carry; ALU with the accelerated arithmetic carry; ALU; arithmetic carry; number of logic elements; maximum delay
1. Reto Zimmermann. Binary adder architectures for cell-based VLSI and their synthesis. Zurich: Swiss Federal Institute of Technology, 1997. 110 p.
2. Орлов С.А., Цилькер Б.Я. Организация ЭВМ и систем: учебник для вузов. 2-е изд. СПб.: Питер, 2011. 688 с.
3. Фрике К. Вводный курс цифровой электроники. 2-е изд. испр. М.: Техносфера, 2004. 432 с.
4. Преснухин Л.Н. Микропроцессоры: в 3 кн. Кн. 1: Архитектура и проектирование микроЭВМ: учебник для вузов. М.: Высшая школа, 1986. 495 с.
5. Гласман К.Ф., Покопцева М.Н. Цифровые устройства и микропроцессоры. Ч. 1: уч. пособие для студентов. СПб., 2008. 85 с.
6. Tertulien Ndjountche. Sequential and arithmetic logic circuits. Digital electronics 2. Great Britain and the United States, 2016. 330 p.
7. Угрюмов Е.П. Цифровая схемотехника: учеб. пособие для вузов. 2-е изд., перераб. и доп. СПб.: БХВ-Петербург, 2005. 528 с.
8. Моделирование микропроцессорных систем на базе ПЛИС c использованием Verilog HDL и САПР Quartus II / Д.Н. Беклемишев, А.Н. Орлов, М.Г. Попов и др. М.: МИЭТ, 2014. 100 с.
9. Микропроцессорные средства и системы: курс лекций / Д.Н. Беклемишев, А.Н. Орлов, А.Л. Переверзев и др. М.: МИЭТ, 2013. 288 с.
10. Harris D.M., Harris S.L. Digital design and computer architecture. 2nd ed. Avenue South, N. Y., 2013. P. 690.