1. Razavi B. Design of Analog CMOS Integrated Circuits. 2nd ed. Noida, McGraw Hill India, 2017. 782 p.
2. Fayazi M., Colter Z., Afshari E., Dreslinski R. G. Applications of artificial intelligence on the modeling and optimization for analog and mixed-signal circuits: A review. IEEE Trans. Circuits Syst. I: Regul. Pap., 2021, vol. 68, no. 6, pp. 2418–2431. https://doi.org/10.1109/TCSI.2021.3065332
3. Takai N., Fukuda M. Prediction of element values of OP Amp for required specifications utilizing deep learning. 2017 International Symposium on Electronics and Smart Devices (ISESD). Yogyakarta, IEEE, 2017, pp. 300–303. https://doi.org/10.1109/ISESD.2017.8253353
4. Lourenço N., Rosa J., Martins R., Aidos H., Canelas A., Póvoa R., Horta N. On the exploration of promising analog IC designs via artificial neural networks. 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD). Prague, IEEE, 2018, pp. 133–136. https://doi.org/10.1109/SMACD.2018.8434896
5. Haupt R. L. An introduction to genetic algorithms for electromagnetics. IEEE Antennas and Propagation Magazine, 1995, vol. 37, no. 2, pp. 7–15. https://doi.org/10.1109/74.382334
6. Li Ya., Wang Y., Li Yu., Zhou R., Lin Z. An artificial neural network assisted optimization system for analog design space exploration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, vol. 39, no. 10, pp. 2640–2653. https://doi.org/10.1109/TCAD.2019.2961322
7. Goodfellow I. J., Pouget-Abadie J., Mirza M., Xu B., Warde-Farley D., Ozair S., Courville A., Bengio Y. Generative adversarial networks. arXiv. 2014. Available at: https://arxiv.org/abs/1406.2661 (accessed: 10.07.2023).
8. Gulrajani I., Ahmed F., Arjovsky M., Dumoulin V., Courville A. Improved training of Wasserstein GANs. arXiv. 2017. Available at: https://arxiv.org/abs/1704.00028 (accessed: 10.07.2023).
9. Abadi M., Barham P., Chen J., Chen Z., Davis A., Dean J., Devin M., Ghemawat S. et al. TensorFlow: A system for large-scale machine learning. OSDI’16: Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation. Savannah, GA, USENIX, 2016, pp. 265–283.
10. Savalam C. S., Prasanti K., Haranath A. S. Design and implementation of high performance and low power mixed logic line decoders. International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2019, vol. 8, iss. 6S4, pp. 635–640. https://doi.org/10.35940/ijitee.F1131.0486S419
11. HSPICE Reference Manual. Synopsys Inc., 2018. 968 p.