An analog-to-digital converter (ADC) based on a phase-locked loop (PLL) is characterized by the intermediate conversion of voltage into pulse duration and does not have high requirements for passive circuit elements. Compensation of errors in the nominal values of passive circuit elements and resistance to temperature changes are some of an ADC based on a PLL circuit’s advantages over known analogs. Despite the low requirements for errors in the nominal values of passive elements, when designing an ADC based on a PLL loop it is necessary to consider the oscillatory properties of the PLL loop. In this work, it was demonstrated that the circuit elements’ parameters calculation must be carried out in such a way that the effects of the measured voltage and the ratings of the passive circuit elements do not lead to an exit from the balanced state and the appearance of a parasitic oscillatory PLL circuit. The implementation of a mathematical model of PLL for ADC based on the transfer function of the 2nd order oscillatory circuit using the transfer coefficients of the PLL circuit blocks has been presented. It was demonstrated that this approach allows evaluating the oscillatory properties and calculating the ratings of the passive circuit elements for stable operation of the oscillatory PLL circuit, as well as assessing the range of compensation for negative feedback.
ADC, PLL circuit, mathematical model, transfer function
Finance source information:
работа выполнена при финансовой поддержке РФФИ (проект № 19-37-90085)
integrated radioelectronic devices
Magerramov R. V. Mathematical model of the phase-locked loop circuit for the ADC implementation. Proc. Univ. Electronics, 2022, vol. 27, no. 2, pp. 248–258. doi: https://doi.org/10.24151/1561-5405-2022-27-2-248-258
1. Sizov M. V. Voltage-to-pulse length converter stabilized by PLL. Sovremennaya elektro-nika, 2012, no. 6, pp. 26–32. (In Russian).
2. Sizov M., Malashevich N., Fedorov R. ADC phase locked loop. Nanoindustriya = Na-noindustry, 2016, no. 8 (70), pp. 40–47. (In Russian). doi: https://doi.org/10.22184/1993-8578.2016.70.8.40.47
3. Magerramov R. Research and development of the PLL loop for the implementation of ADC based on nanoscale technologies. 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). Moscow, IEEE, 2018, pp. 2018–2022. doi: https://doi.org/10.1109/EIConRus.2018. 8317509
4. Magerramov R. V. Conversion of amplitude modulated square wave signal from current sensor to pulse duration using PLL circuit. Voprosy radioelektroniki = Questions of Radio Elec-tronics, 2019, no. 8, pp. 37–42. (In Russian). doi: https://doi.org/10.21778/2218-5453-2019-8-37-42
5. Magerramov R. V. Application of the PLL control at the realization of a 16-through ADC. Voprosy radioelektroniki = Questions of Radio Electronics, 2018, no. 8, pp. 6–12. (In Russian).
6. Mao X., Yang H., Wang H. Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer. Proceedings of the 2004 IEEE International Beha-vioral Modeling and Simulation Conference. San Jose, CA, IEEE, 2004, pp. 25–30. doi: https://doi.org/10.1109/BMAS.2004.1393977
7. Magerramov R., Zaitsev V. A simplified mathematical model of a VCO for implementing an analog to digital converter based on a PLL in 0.25-um CMOS technology. 2020 IEEE Confe-rence of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). St. Petersburg, Moscow, IEEE, 2020, pp. 2303–2306. doi: https://doi.org/10.1109/EIConRus49466.2020.9038996
8. Wilson J., Nelson A., Farhang-Boroujeny B. Parameter derivation of type-2 discrete-time phase-locked loops containing feedback delays. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, vol. 56, iss. 12, pp. 886–890. doi: https://doi.org/10.1109/TCSII.2009.2034197
9. Afrasiabi M., Rokrok E. Identification and damping of resonances in inverter-based mi-crogrids. Journal of Power Electronics, 2018, vol. 18, no. 4, pp. 1235–1244. doi: https://doi.org/10.6113/JPE.2018.18.4.1235
10. Santana W. C., Al-Haddad K., Da Silva L. E. B. Modeling and active damping of har-monic propagation on electric distribution systems. 2009 IEEE Electrical Power & Energy Con-ference (EPEC). Montreal, IEEE, 2009, pp. 1–7. doi: https://doi.org/10.1109/EPEC.2009.5420880
11. Zhao J., Huang M., Zha X. Nonlinear analysis of PLL damping characteristics in weak-grid-tied inverters. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, vol. 67, no. 11, pp. 2752–2756. doi: https://doi.org/10.1109/TCSII.2020.2978026