In modern communication devices, IC developers widely use power management schemes. The linear voltage regulators inclusion in the ICs not only allows the voltage levels forming but also helps to get a cleaner internal supply voltage. Classic regulators application leads to low power supply rejection ratio (PSRR), which requires special solutions to get acceptable characteristics. In this work, the structure of Low-Dropout (LDO) regulator with reduced voltage drop between input and output and improved PSRR parameter is considered. The proposed solution provides PSRR level of up to 45 dB in the range of 1-10 MHz noise impact in the presence of valid reference voltage PSRR profile, leads to improvement in voltage regulator stability and finally results in a reduction of LDO regulator output noise.
-
Key words:
microelectronics, linear voltage regulator, LDO, noise in supply networks
-
Published in:
CIRCUIT ENGINEERING AND DESIGN
-
Bibliography link:
Volobuev P. S., Korshunov A. V., Semenov A. N. Integrated voltage regulator with improved stability to noise in supply networks. Proc. Univ. Electronics, 2024, vol. 29, no. 4, pp. 504–513. https://doi.org/10.24151/1561-5405-2024-29-4-504-513
-
Financial source:
The work has been carried out with financial support of the Russian Science Foundation (project no. 23-29-00518, https://rscf.ru/en/project/23-29-00518/) and using equipment of Centre for collective use “Functional control and diagnostics of micro- and nanosystem technology” on the basis of the SMC “Technological Centre”.
Pavel S. Volobuev
SMC “Technological Center” (Russia, 124498, Moscow, Zelenograd, Shokin sq., 1, bld. 7); National Research University of Electronic Technology (Russia, 124498, Moscow, Zelenograd, Shokin sq., 1)
Andrey V. Korshunov
National Research University of Electronic Technology (Russia, 124498, Moscow, Zelenograd, Shokin sq., 1)
Alexander N. Semenov
SMC “Technological Center” (Russia, 124498, Moscow, Zelenograd, Shokin sq., 1, bld. 7)
- Zeng Z., Ye X., Feng Z., Li P. Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation // Design Automation Conference. Anaheim, CA: IEEE, 2010. P. 831-836.
- Rincon-Mora G. A., Allen P. E. A low-voltage, low quiescent current, low drop-out regulator // IEEE Journal of Solid-State Circuits. 1998. Vol. 33. No. 1. P. 36-44. DOI: 10.1109/4.654935
- Milliken R. J., Silva-Martínez J., Sánchez-Sinencio E. Full on-chip CMOS low-dropout voltage regulator // IEEE Transactions on Circuits and Systems I: Regular Papers. 2007. Vol. 54. No. 9. P. 1879-1890. DOI: 10.1109/TCSI.2007.902615
- Lee B. S. Understanding the stable range of equivalent series resistance of LDO regulator // Analog Applications Journal. 1999. Nov. P. 14-16.
- Chen Y.-P., Tang K.-T. A fully integrated high-power-supply-rejection linear regulator with an output-supplied voltage reference // IEEE Transactions on Circuits and Systems I: Regular Papers. 2020. Vol. 67. No. 11. P. 3828-3838. DOI: 10.1109/TCSI.2020.3008031 EDN: TMRXEA
- Evolution of low drop out voltage regulator in CMOS technologies / N. B. Mustafa, S. Amin, M. B. I. Reaz et al. // Przegląd Elektrotechniczny. 2015. No. 12. Art. No. 95242. DOI: 10.15199/48.2015.12.06
- Huang C.-H., Liao W.-C. A high-performance LDO regulator enabling low-power SoC with voltage scaling approaches // IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2020. Vol. 28. No. 5. P. 1141-1149. DOI: 10.1109/TVLSI.2020.2972904 EDN: FHNJDT
- An external capacitorless low-dropout regulator with high PSR at all frequencies from 10 kHz to 1 GHz using an adaptive supply-ripple cancellation technique / Y. Lim, J. Lee, S. Park et al. // IEEE Journal of Solid-State Circuits. 2018. Vol. 53. No. 9. P. 2675-2685. DOI: 10.1109/JSSC.2018.2841984
- Choe Y.-J., Nam H., Park J.-D. A low-dropout regulator with PSRR enhancement through feed-forward ripple cancellation technique in 65 nm CMOS process // Electronics. 2020. Vol. 9. Iss. 1. Art. No. 146. DOI: 10.3390/electronics9010146 EDN: QSLCWX
- PSR enhancement through super gain boosting and differential feed-forward noise cancellation in a 65-nm CMOS LDO regulator / Y.-S. Yuk, S. Jung, C. Kim et al. // IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014. Vol. 22. No. 10. P. 2181-2191. DOI: 10.1109/TVLSI.2013.2287282