1. Chechenin N. G., Kadmenskii A. G., Motawekh H., Panasyuk M. I. Impact of high-energy cosmic-ray protons and ions on the elements of spacecraft on-board devices // J. Surf. Investig. 2012. Vol. 6. Iss. 2. P. 303–313. https://doi.org/10.1134/S1027451012040076
2. SEU study of 4T, 6T, 7T, 8T, 10T MOSFET based SRAM using TCAD simulation / Y. V. Bhuvaneshwari, N. P. Sai, N. V. Kumar et al. // International Conference on Information Communication and Embedded Systems (ICICES 2014). Chennai: IEEE, 2014. P. 1–7. https://doi.org/10.1109/ICICES.2014.7034119
3. Katunin Yu. V., Stenin V. Ya. Evaluation based on TCAD simulation of failure tolerance of the elements on the cells STG DICE for 65-nm CMOS blocks of associative memory // Selected Articles of MES Conference. Iss. 4. Moscow: IPPM RAS, 2019. P. 22–27. https://doi.org/10.31114/2078-7707-2019-4-22-27
4. Wang T., Xiao L., Huang Q. Simulation study of single event effect for different N-well and Deep-N-well doping in 65nm triple-well CMOS devices // 2012 International Conference on Optoelectronics and Microelectronics. Changchun: IEEE, 2012. P. 505–509. https://doi.org/10.1109/ICoOM.2012.6316326
5. Fang Y.-P., Oates A. S. Neutron-induced charge collection simulation of bulk FinFET SRAMs compared with conventional planar SRAMs // IEEE Transactions on Device and Materials Reliability. 2011. Vol. 11. No. 4. P. 551–554. https://doi.org/10.1109/TDMR.2011.2168959
6. 28nm metal-gate high-K CMOS SoC technology for high-performance mobile applications / S. H. Yang, J. Y. Sheu, M. K. Ieong et al. // 2011 IEEE Custom Integrated Circuits Conference (CICC). San Jose, CA: IEEE, 2011. P. 1–5. https://doi.org/10.1109/CICC.2011.6055355
7. Попов Д. А. TCAD-моделирование сбоеустойчивости SELBOX и DSOI КМОП КНИ ячеек памяти // Междунар. форум «Микроэлектроника-2020». Школа молодых ученых «Микроэлектроника-2020»: XIII Междунар. конф. «Кремний-2020»; XII Школа молодых ученых и специалистов по актуальным проблемам физики, материаловедения, технологии и диагностики кремния, нанометровых структур и приборов на его основе (г. Ялта, 21–25 сент. 2020): сб. тезисов. М.: МАКС Пресс, 2020. С. 227–229.
8. TCAD-моделирование нанометровых структур FinFET на объемном кремнии с учетом воздействия радиации / К. О. Петросянц, Д. С. Силкин, Д. А. Попов и др. // Изв. вузов. Электроника. 2021. Т. 26. № 5. С. 374–386. https://doi.org/10.24151/1561-5405-2021-26-5-374-386. – EDN: WBYIRG.
9. Petrosyants K. O., Silkin D. S., Popov D. A. Comparative characterization of NWFET and FinFET transistor structures using TCAD modeling // Micromachines. 2022. Vol. 13. Iss. 8. Art. No. 1293. https://doi.org/10.3390/mi13081293
10. Kim J., Lee J.-S., Han J.-W., Meyyappan M. Single-event transient in FinFETs and nanosheet FETs // IEEE Electron Device Letters. 2018. Vol. 39. No. 12. P. 1840–1843. https://doi.org/10.1109/LED.2018.2877882
11. Стенин В. Я., Степанов П. В. Базовые элементы памяти на основе ячеек DICE для сбоеустойчивых КМОП 28 нм ОЗУ // Микроэлектроника. 2015. Т. 44. № 6. С. 416–427. https://doi.org/10.7868/S0544126915060071. – EDN: UJHRGF.
12. Impact of the radial ionization profile on SEE prediction for SOI transistors and SRAMs beyond the 32-nm technological node / M. Raine, G. Hubert, M. Gaillardin et al. // IEEE Transactions on Nuclear Science. 2011. Vol. 58. No. 3. P. 840–847. https://doi.org/10.1109/TNS.2011.2109966
13. A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications / C. C. Wu, Y. K. Leung, C. S. Chang et al. // Digest. International Electron Devices Meeting. San Francisco, CA: IEEE, 2002. P. 65–68. https://doi.org/10.1109/IEDM.2002.1175780
14. Autran J.-L., Munteanu D. Soft errors: From particles to circuits. Boca Raton, FL: CRC Press, 2015. 439 p.
15. Petrosyants K. O., Silkin D. S., Popov D. A., Ismail-Zade M. R. Analysis of SEU effects in MOSFET and FinFET based 6T SRAM cells // 2022 Moscow Workshop on Electronic and Networking Technologies (MWENT). Moscow: IEEE, 2022. P. 1–4. https://doi.org/10.1109/MWENT55238.2022.9802398
16. Rajendran A., Shiyanovskii Y., Wolff F., Papachristou C. Noise margin, critical charge and power-delay tradeoffs for SRAM design // 2011 IEEE 17th International On-Line Testing Symposium. Athens: IEEE, 2011. P. 145–150. https://doi.org/10.1109/IOLTS.2011.5993828