Метод минимизации влияния старения на rail-to-rail операционный усилитель с тонкими оксидными транзисторами

1. Kundu S. Managing reliability of integrated circuits: Lifetime metering and design for healing. 2016 IEEE 25th Asian Test Symposium (ATS). Hiroshima, IEEE, 2016, p. 227. https://doi.org/10.1109/ATS.2016.80

2. Lorenz D. Aging analysis of digital integrated circuits, diss. for the Ph. D. (Eng.). Munich, 2012. 150 p.

3. Chen T., Sun Y., Shi Y., Li X., Liu Y. An applied model for HCI and lifetime prediction of LDMOSFET. 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT). Nangjing, IEEE, 2022, pp. 1–3. https://doi.org/10.1109/ICSICT55466.2022.9963390

4. Zhang J., Jiang M., Zhang Q. W. An equivalent circuit model for negative bias temperature instability effect in 65nm PMOS. 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM). Nangjing, IEEE, 2021, pp. 32–35. https://doi.org/10.1109/ICICM54364.2021.9660347

5. Gielen G., Maricau E., De Wit P. Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation. 2011 Design, Automation & Test in Europe. Grenoble, IEEE, 2011, pp. 1–6. https://doi.org/10.1109/ DATE.2011.5763239

6. Lorenzo M. A. G., Manzano A. A. S., Gusad M. T. A., Hizon J. R. F., Rosales M. D. Design and implementation of CMOS rail-to-rail operational amplifiers. 2007 International Symposium on Communications and Information Technologies. Sydney, IEEE, 2007, pp. 61–66. https://doi.org/10.1109/ISCIT.2007.4391985

7. PrimeSim HSPICE Reference Manual: Commands and Control Options. Synopsys Inc., 2020. 823 p.

8. Melikyan V., Martirosyan M., Melikyan A., Piliposyan G. 14nm Educational Design Kit: capabilities, deployment and future. Proceedings of the 7th Small Systems Simulation Symposium, 2018, February 12–14, Niš, Serbia. Niš, Faculty of Electronic Engineering, 2018, pp. 37–41.

9. Custom Compiler Schematic Editor and Text Editor, user guide. Synopsys Inc., 2021. 386 p.

10. Campbell Ph. What is Voltage Power Optimization? Vanguards Power. 2009. Available at: http://vanguardspower.com/ (accessed: 12.01.2023).

11. Razavi B. Design of Analog CMOS Integrated Circuits. 2nd ed. New York, McGraw Hill, 2015. 782 p.

12. Kostanyan H., Harutyunyan S., Voskanyan G., Ghukasyan S. Transistor aging minimization method for multi output level converter design. Vestnik RAU: fiziko-matematicheskiye i estestvennyye nauki = Herald of Russian-Armenian (Slavonic) University: physica, mathematical and natural sciences, 2022, no. 1, pp. 89–100. https://doi.org/10.48200/1829-0450_pmn_2022_1_89