The main variants of simulation transistors with a floating gate have been reviewed. A new method for modeling the analog transistor with a floating gate, taking into account a discrete spectrum of the charge state on the floating gate has been presented. The method permits to reduce the modeling time, to lower the requirements to the resources (libraries and design tools) and provides the compromise accuracy of the calculation.
Vladimir V. Losev
National Research University of Electronic Technology, Moscow, Russia
1. Brewer J.E., Gill M. Noncolatile memory technologies witch emphasis on flash // IEEE Press Series on Microelectronic Systems. – 2008. – P. 757–769.
2. Зебрев Г.И. Физические основы кремниевой наноэлектроники. – М.: Бином. Лаборатория знаний, 2011. – С. 131–142.
3. Hasnat K., Jallepalli S., Hareland A. A pseudo-lucky electron model for simulation of electron gate current in submicron NMOSFET // IEEE Trans. on Electron Devices. – 1996. – Vol. 43. – N. 8. – P. 1264–1273.
4. Fiegna C., Venturi F., Melanotte M. Simple and efficient modeling of EPROM writing // IEEE Trans. on Electron Devices. – 1991. – Vol. 38. – N. 3. – P. 603–610.
5. Sanchez-Sinencio E. Floating gate techniques and applications // Analog and Mixed-Signal Center. – 2013. – P. 64.
6. Игнатьев С.М., Карташёв С.С. Схема хранения и считывания информации энергонезависимого запоминающего устройства // Патент России № 132601. – 2013.