Izvestiya Vysshikh Uchebnykh Zavedenii. Elektronika home

Publication of the journal

The section is currently being updated

During development and implementation of critical application devices and systems various ways are used to provide blocks, nodes, subsystems and systems with controllability, self-checking, fault-tolerance properties and fail-safe behavior. Different methods of information theory and coding are used during self-checking and fault-tolerant computing devices synthesis. In this work, the features of error detection by weight-based sum code, in which weight coefficients are assigned to pairs of successive bits of the data vector with intersection, are considered. The weight coefficients are taken from an increasing powers series of the number 2. Then a series of weight coefficients special permutations according to the described principles is done. Such codes called weight-based sum codes “with permutation” are referred to as Pm-codes (m – data vector length). The previously unknown properties of Pm-codes have been established, which should be considered in the development and synthesis of testable, self-checking and fault-tolerant computing devices and systems. The characteristics of detection by types and multiplicities of unidirectional, symmetrical, and asymmetrical errors arising from data and check vectors bits distortions are determined. It was demonstrated that despite the detecting property of any double errors in data vectors for small lengths of data vectors m < 10, Pm-codes cannot identify all double errors that occur when one data bit and one control bit are distorted. The experiment results on error detection by Pm-codes at the test combinational circuit outputs are presented. It is advisable to consider the established characteristics of error detection by Pm-codes in the accident-free fail-safe automation and computation devices synthesis tasks.

Key words: controllable devices, self-checking devices, fault-tolerant devices, diagnostic support, weight-based sum codes with “permutations”, error detection in code word, digital devices working diagnostic systems
Published in: INFORMATION-COMMUNICATION TECHNOLOGIES
Bibliography link: Efanov D. V., Zueva M. V. Sum codes with a series of weights permutations between data vectors for technical diagnostics systems. Proc. Univ. Electronics, 2023, vol. 28, no. 1, pp. 112–128. https://doi.org/10.24151/1561-5405-2023-28-1-112-128

Dmitry V. Efanov
Russian University of Transport (Russia, 127994, Moscow, Obraztsov st., 9, bld.9)

Marina V. Zueva
“IBS Saint Petersburg” LLC (Russia, 190000, Saint Petersburg, Angliiskaya naberezhnaya st., 70)

1. Гаврилов М. А., Остиану В. М., Потехин А. И. Надежность дискретных систем // Итоги науки и техники. Сер.: Теория вероятностей. Математическая статистика. Теорети-ческая кибернетика. 1970. С. 7–104.
Gavrilov M. A., Ostianu V. M., Potekhin A. I. Reliability of discrete systems. Itogi nauki i tekhniki. Ser. Teoriya veroyatnostey. Matematicheskaya statistika. Teoreticheskaya kibernetika, 1970, pp. 7–104. (In Russian).
2. Гавзов Д. В., Сапожников В. В., Сапожников Вл. В. Методы обеспечения безо-пасности дискретных систем // Автомат. и телемех. 1994. № 8. С. 3–50.
Gavzov D. V., Sapozhnikov V. V., Sapozhnikov Vl. V. Security methods in discrete systems. Avtomat. i telemekh. = Autom. Remote Control, 1994, no. 8, pp 3–50. (In Russian).
3. Бочков К. А., Харлап С. Н., Сивко Б. В. Разработка отказоустойчивых систем на основе диверситетных аксиоматических базисов // Автоматика на транспорте. 2016. Т. 2. № 1. С. 47–64.
Bochkov K. A., Kharlap S. N., Sivko B. V. Design of axiomatic based fault-tolerant systems. Avtomatika na transporte = Transport Automation Research, 2016, vol. 2, no. 1, pp. 47–64. (In Russian).
4. Гаврилов С. В., Гуров С. И., Жукова Т. Д., Рыжова Д. И. Применение теории коди-рования для повышения помехозащищенности комбинационных схем // Информационные технологии. 2016. Т. 22. № 12. С. 931–937.
Gavrilov S. V., Gurov S. I., Zhukova T. D., Ryzhova D. I. Application of coding theory to improve the noise immunity of combinational circuits. Informatsionnyye tekhnologii = Information Technologies, 2016, vol. 22, no. 12, pp. 931–937. (In Russian).
5. Using natural version redundancy of FPGA projects in area of critical applications / O. Drozd, V. Romankevich, M. Kuznietsov et al. // 2020 IEEE 11th International Conference on Dependable Systems, Services and Technologies (DESSERT). Kyiv: IEEE, 2020. P. 58–64. https://doi.org/10.1109/DESSERT50317.2020.9125050
6. Бестемьянов П. Ф. Методы обеспечения безопасности аппаратных средств микро-процессорных систем управления движением поездов // Электротехника. 2020. № 9. С. 2–8.
Bestemyanov P. F. Methods for ensuring the safety of hardware of microprocessor-based train control systems. Elektrotekhnika, 2020, no. 9, pp. 2–8. (In Russian).
7. Сапожников Вл. В. Синтез систем управления движением поездов на железнодорожных станциях с исключением опасных отказов. М.: Наука, 2021. 229 с.
Sapozhnikov Vl. V. Synthesis of train control systems at railway stations with exclusion of dangerous failures. Moscow, Nauka Publ., 2021. 229 p. (In Russian).
8. Lala P. K. Self-checking and fault-tolerant digital design. San Francisco, CA: Morgan Kaufmann, 2001. 216 p.
9. Fujiwara E. Code design for dependable systems: Theory and practical applications. Ho-boken, NJ: John Wiley & Sons, 2006. 720 p.
10. Согомонян Е. С., Слабаков Е. В. Самопроверяемые устройства и отказоустойчи-вые системы. М.: Радио и связь, 1989. 208 с.
Sogomonyan E. S., Slabakov E. V. Self-checking devices and fault-tolerant systems. Moscow, Radio i Svyaz’ Publ., 1989. 208 p. (In Russian).
11. Сапожников В. В., Сапожников Вл. В. Самопроверяемые дискретные устройст-ва. СПб.: Энергоатомиздат, 1992. 224 с.
Sapozhnikov V. V., Sapozhnikov Vl. V. Self-checking discrete devices. St. Petersburg, Energoatomizdat Publ., 1992. 224 p. (In Russian).
12. Piestrak S. J. Design of self-testing checkers for unidirectional error detecting codes. Wrocław: Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995. 111 p.
13. Tshagharyan G., Harutyunyan G., Shoukourian S., Zorian Y. Experimental study on Hamming and Hsiao codes in the context of embedded applications // 2017 IEEE East-West De-sign & Test Symposium (EWDTS). Novi Sad: IEEE, 2017. P. 25–28. https://doi.org/10.1109/EWDTS.2017.8110065
14. Сапожников В. В., Сапожников Вл. В., Ефанов Д. В. Коды Хэмминга в системах функционального контроля логических устройств. СПб.: Наука, 2018. 151 с.
Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Hamming сodes in concurrent error detection systems of logic devices. St. Petersburg, Nauka Publ., 2018. 151 p. (In Russian).
15. Stempkovsky A. L., Zhukova T. D., Telpukhov D. V., Gurov S. I. CICADA: a new tool to design circuits with correction and detection abilities // 2021 International Siberian Conference on Control and Communications (SIBCON). Kazan: IEEE, 2021. P. 1–5. https://doi.org/10.1109/SIBCON50419.2021.9438900
16. Göessel M., Ocheretny V., Sogomonyan E., Marienfeld D. New methods of concurrent checking. 1st ed. Dordrecht: Springer Netherlands, 2008. 184 p. https://doi.org/10.1007/978-1-4020-8420-1
17. Сапожников В. В., Сапожников Вл. В., Ефанов Д. В. Коды с суммированием для систем технического диагностирования. Т. 1: Классические коды Бергера и их модифика-ции. М.: Наука, 2020. 382 с.
Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Sum codes for technical diagnostics systems, vol. 1: Classical Berger codes and their modifications. Moscow, Nauka Publ., 2020. 382 p. (In Russian).
18. Сапожников В. В., Сапожников Вл. В., Ефанов Д. В. Коды с суммированием для систем технического диагностирования. Т. 2: Взвешенные коды с суммированием. М.: Наука, 2021. 453 с.
Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Sum codes for technical diagnostics systems, vol. 2: Weight-based sum codes. Moscow, Nauka Publ., 2021. 453 p. (In Russian).
19. Дмитриев В. В., Ефанов Д. В., Сапожников В. В., Сапожников Вл. В. Коды с суммированием с эффективным обнаружением двукратных ошибок для организации сис-тем функционального контроля логических устройств // Автомат. и телемех. 2018. № 4. С. 105–122.
Dmitriev V. V., Efanov D. V., Sapozhnikov V. V., Sapozhnikov Vl. V. Sum codes with efficient detection of twofold errors for organization of concurrent error detection systems of logical devices. Autom. Remote Control, 2018, vol. 79, iss. 4, pp. 665–678. https://doi.org/10.1134/S0005117918040082
20. Ефанов Д. В., Пивоваров Д. В., Осадчий Г. В., Зуева М. В. Применение кодов с эффективным обнаружением ошибок в области малой кратности при синтезе схем встро-енного контроля по методу логического дополнения // Информационные технологии. 2022. Т. 28. № 6. С. 283–293. https://doi.org/10.17587/it.28.283-293
Efanov D. V., Pivovarov D. V., Osadchiy G. V., Zueva M. V. Application of codes with low multiplicity errors efficient detection for the concurrent error-detection circuit synthesis by the Boolean complement method. Informatsionnyye tekhnologii = Information Technologies, 2022, vol. 28, no. 6, pp. 283–293. (In Russian). https://doi.org/10.17587/it.28.283-293
21. Гессель М., Морозов А. В., Сапожников В. В., Сапожников Вл. В. Логическое дополнение – новый метод контроля комбинационных схем // Автомат. и телемех. 2003. № 1. С. 167–176.
Gessel M., Morozov A. V., Sapozhnikov V. V., Sapozhnikov Vl. V. Logic complement, a new method of checking the combinational circuits. Autom. Remote Control, 2003, vol. 64, iss. 1, pp. 153–161.
https://doi.org/10.1023/A:1021884727370
22. Гессель М., Морозов А. В., Сапожников В. В., Сапожников Вл. В. Контроль комбинационных схем методом логического дополнения // Автомат. и телемех. 2005. № 8. С. 161–172.
Goessel M., Morozov A. V., Sapozhnikov V. V., Sapozhnikov Vl. V. Checking combinational circuits by the method of logic complement. Autom. Remote Control, 2005, vol. 66, iss. 8, pp. 1336–1346.
https://doi.org/10.1007/s10513-005-0174-2
23. Efanov D., Osadchy G., Zueva M. Special aspects of errors definition via sum codes within embedded control schemas being realized by means of Boolean complement method // 2021 11th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS). Cracow: IEEE, 2021. Vol. 1. P. 424–431. https://doi.org/10.1109/IDAACS53288.2021.9660837
24. Hamming R. W. Error detecting and error correcting codes // The Bell System Technical Journal. 1950. Vol. 29. No. 2. P. 147–160. https://doi.org/10.1002/J.1538-7305.1950.TB00463.X
25. Сапожников В. В., Сапожников Вл. В., Ефанов Д. В. Взвешенный код с сумми-рованием без операций переноса для задач технической диагностики дискретных систем // Изв. вузов. Приборостроение. 2018. Т. 61. № 4. С. 323–335. https://doi.org/10.17586/0021-3454-2018-61-4-323-335
Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Weighted code with summation without carries for solving the problems of technical diagnostics of discrete systems. Izv. vuzov. Priborostroyeniye = Journal of Instrument Engineering, 2018, vol. 61, iss. 4, pp. 323–335. (In Russian). https://doi.org/10.17586/0021-3454-2018-61-4-323-335
26. Patent 3559167A US. Self-checking error checker for two-rail coded data / W. C. Carter, K. A. Duke, P. R. Schneider; filed: 25.07.1968; publ. 26.01.1971. 10 p.
27. Sequential circuit design using synthesis and optimization / E. M. Sentovich, K. J. Singh, C. Moon et al. // Proceedings [of] 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors. Cambridge, MA: IEEE, 1992. P. 328–333. doi: https://doi.org/10.1109/ICCD.1992.276282
28. SIS: a system for sequential circuit synthesis: Tech. rep. No. UCB/ERL M92/41 / E. M. Sentovich, K. J. Singh, L. Lavagno et al. // EECS Department, University of California, Berkeley [Электронный ресурс]. 04.05.1992. URL: http://www2.eecs.berkeley.edu/Pubs/TechRpts/1992/2010.html (дата обращения: 02.12.2022).
29. Collection of digital design benchmarks // Digital Design & Dependability Research Group [Электронный ресурс]. URL: https://ddd.fit.cvut.cz/www/prj/Benchmarks/ (дата обра-щения: 02.12.2022).
30. Багхдади А. А. А., Хаханов В. И., Литвинова Е. И. Методы анализа и диагности-рования цифровых устройств (аналитический обзор) // АСУ и приборы автоматики. 2014. Вып. 166. С. 59–74.
Baghdadi A. A. A., Hahanov V. I., Litvinova E. I. Methods of analysis and diagnostics of digital devices (analytical review). ASU i pribory avtomatiki = Management Information Systems and Devices, 2014, iss. 166, pp. 59–74. (In Russian).
31. Ефанов Д. В., Зуева М. В. Логическое дополнение до модульных кодов с суммированием для синтеза схем встроенного контроля комбинационных устройств автоматики и вычислительной техники // Проблемы разработки перспективных микро- и наноэлектронных систем (МЭС). 2021. № 1. С. 52–60. https://doi.org/10.31114/2078-7707-2021-1-52-60
Efanov D. V., Zueva M. V. Boolean complement to modular sum codes for the concurrent error-detection systems synthesis for combinational devices of automation and computer technology. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (MES) = Problems of Advanced Micro- and Nanoelectronic Systems Development (MES), 2021, no. 1, pp. 52–60. (In Russian).
https://doi.org/10.31114/2078-7707-2021-1-52-60
32. Efanov D., Osadchy G., Zueva M. Specifics of error detection with modular sum codes in concurrent error-detection circuits based on Boolean complement method // 2021 IEEE East-West Design & Test Symposium (EWDTS). Batumi: IEEE, 2021. P. 59–69. https://doi.org/10.1109/EWDTS52692.2021.9581036

Information about the publication

Downloads: 0

UDK: 681.518.5:004.052.32
Publication type: Scientific article
Source lang: Russian
DOI: 10.24151/1561-5405-2023-28-1-112-128

Download: File not found (871.14 Kb) JATS XML