With the reduction of the technological sizes of the transistors the influence of the circuit and process variations on the value of the element delays in the combinational circuits becomes significant. Due to variations of these parameters the uncertainty of the delays appears, which leads to the necessity of determination of the delay intervals. Another factor, affecting the design process of the CMOS circuits while turning to the nanometer technologies, the peak current, arising in the power rails when switching the inputs of gates, becomes. The peak current value is used for estimation of the voltage drop value in the power rails, which in its turn is necessary for calculating the width of the power rails and the width of the sleep-transistors in the power gating method. The problem of increasing the accuracy and reliability of the analysis of the performance of the peak current of the combinational circuits with consideration of simultaneous switching the inputs and logical correlations of signals, has been considered. It has been shown that the proposed approach to analysis of delays and peak current for IP blocks provides an increase in the accuracy of the upper bounds of the analyzed parameters up to 3% in comparison with the Spice simulation. The developed approach to the analysis of the peak current in CMOS circuits permits to reduce the pessimism of the upper bound by 2-3 times compared to the worst-case method. The practical importance of this work is to improve the accuracy of delays and peak currents simulation for CMOS combinational circuits at the timing and logical analysis. The developed methods can be used as an addition to the existing VLSI CAD tools for analyzing noise immunity and peak currents, characterizing IP blocks, and also for improving the accuracy of classical static analysis. To improve the accuracy of the interval estimates of the minimum delays and the maximum peak current, we develop simulation methods with simultaneous inputs switching. With respect to Spice simulation, the error of these methods does not exceed 3%. Compared to the results obtained without considering the simultaneous inputs switching, the reduction of the minimum delay reaches 50%, and the pessimistic estimation of the peak current in the combinational circuits decreases on the average by 50-55%.
1. Lockhart D. Power estimation using synopsys primetime // ECE5745 Tutorial 5 (Version 606ee8a). – 2016. – URL: http://www.csl.cornell.edu/courses/ ece5745/handouts/ece5745-tut5-pt.pdf (дата обращения: 01.06.2017).
2. Ganeshpure K., Sanyal A. A pattern generation technique for maximizing switching sup-ply currents // Proc. Computer-Aided Design of Integrated Circuits and Systems. IEEE Transac-tions on. – 2012. – P. 986–998.
3. Bhardwaj S., Ghanta P., Vrudhula S. A framework for statistical timing analysis using non-linear delay and slew models // Proc. International Conference on Computer Aided Design. – 2006. – P. 225–230.
4. Gavrilov S.V., Gudkova O.N., Stempkovskiy A.L. The analysis of the performance of na-nometer IP-blocks based on interval simulation // Russian Microelectronics. – 2013. – Vol. 42. – No. 7. – P. 396–402.
5. Stempkovsky A., Glebov A., Gavrilov S. Calculation of stress probability for NBTI-aware timing analysis // Proc. 10th International Symposium on Quality Electronic Design, ISQED 2009. – 2009. – P. 714–718.
6. Гаврилов С.В., Глебов А.Л., Стемпковский А.Л. Анализ фатальных помех в циф-ровых схемах на основе метода резолюций // Изв. вузов. Электроника. – 2004. – № 6. – С. 64–71.
7. Гаврилов С.В., Глебов А.Л., Стемпковский А.Л. Анализ помехоустойчивости циф-ровых схем на основе логических импликаций // Изв. вузов. Электроника. –2002. – № 5. – С. 60–67.
8. Chen L.-C., Gupta S.K., Breuer M.A. A new gate delay model for simultaneous switch-ing and its applications // Proc. Design Automation Conference. – 2001. – P. 289–294.
9. Bodapati S. High-level current macro-model for logic blocks // Proc. Computer-Aided Design of Integrated Circuits and Systems. IEEE Transactions on. – 2006. – Vol. 25. – Iss. 5. – P. 837–855.
10. Brendel W., Amer M. Multiobject tracking as maximum weight independent set // Proc. IEEE Conference on Computer Vision and Pattern Recognition. – 2011. – P. 1273–1280.